Зона аплоадеров » Программы » Cadence SPB OrCAD 16.60.063 - 17.00.006 Hotfix
Cadence SPB OrCAD 16.60.063 - 17.00.006 Hotfix
Добавил: u2ua | 27-01-2016, 15:39 | Просмотров: 82 | Комментариев: 0
Cadence SPB OrCAD 16.60.063 - 17.00.006 Hotfix
Cadence SPB OrCAD 16.60.063 - 17.00.006 Hotfix | 2.12GB


Cadence Design Systems, Inc., a leader in global electronic design innovation, has released the hotfix of Cadence Allegro and OrCAD 17.0 design solution with new features, enhanced customization capabilities, and simulation performance improvements that provide customers a shorter, more predictable path to product creation.
DATE: 08-19-2015 HOTFIX VERSION: 006
==========================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
==========================================================
1458272 SIP_LAYOUT ASSY_RULE_CHECK File size increases by factor 4 after ADRC check on a specific customer design
1460178 ALLEGRO_EDITOR INTERFACE_DESIGN PCB Editor crashes on deleting vias or nets
1461387 SIP_LAYOUT SKILL axlDBRefreshID(nil) removes ID from assigned variable
1461625 SIP_LAYOUT ASSY_RULE_CHECK Core polygon routines are not creating proper polygons; ADRCs reported: "acute angle", "exposed metal to exposed metal"
1464771 SIG_INTEGRITY OTHER Application crashes when extracting Diff Pair topology from Constraint Manager

DATE: 01-15-2016 HOTFIX VERSION: 063
==========================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
==========================================================
1472414 ALLEGRO_EDITOR SCHEM_FTB netrev changes pin-shape spacing rule in constraint region
1494194 CONCEPT_HDL CORE Random display of the 'PHYS_NET_NAME' property in hierarchical designs
1500190 ALLEGRO_EDITOR EDIT_ETCH Snake Router Creates Line-to-Line DRCs
1501093 SIP_LAYOUT OTHER Package design variant shows wirebonds connected to a die which is not part of the variant
1509184 ALLEGRO_EDITOR DATABASE BB vias in mirror have terminal pads suppressed by artwork
1511397 SIP_LAYOUT TECHFILE Tech file exported from release 16.5 cannot be reused in SiP Layout in 16.5 or 16.6
1511744 ALLEGRO_EDITOR OTHER Allegro PCB Editor removes property from component instance
1511761 SIG_INTEGRITY OTHER Allegro PCB Editor crashes on running the cns_show command.
1511787 ALLEGRO_EDITOR INTERFACES IPC-2581 not exporting overlapping shapes correctly.
1512071 ALLEGRO_EDITOR OTHER The color of 'SHAPE PROBLEMS' subclass is reflected in the color of 'NCLEGEND-1-4' subclass when executing PDF out
1513085 CONCEPT_HDL CORE NC pins combine with NC_1 and routed as one net in Allegro PCB Editor
1514469 CONCEPT_HDL CORE Unable to get rid of an underscore from the PHYS_NET_NAME property
1515318 PCB_LIBRARIAN IMPORT_EXPORT Import Pin Table: 'CTRL + C' and 'CTRL + V' not working correctly
1516093 ALLEGRO_EDITOR PADS_IN Pads library translator does not translate slot orientation
1517351 CONCEPT_HDL CORE Genview does not update an existing split symbol
1518032 CONCEPT_HDL SECTION How to get rid of error 'SPCOCN-2009 - Symbol has the SEC property but the required SEC_TYPE property is missing.'
1518724 PCB_LIBRARIAN PTF_EDITOR PTF Editor is not saving changes
1519518 CONCEPT_HDL OTHER Genview does not generate split symbols
1519623 CONCEPT_HDL CORE Differential pair added to a NetClass does not display 'NET_PHYSICAL_TYPE' on the canvas
1520207 CONCEPT_HDL CORE Genview crashes after renaming ports

Bit: x64
Home: www.cadence.com
Interface: english
OS: Windows XP / Vista / 7/ 8 / 10
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.056 - 17.00


Категория: » Программы
Теги: Cadence, OrCAD, Hotfix

Информация
Посетители, находящиеся в группе Гости, не могут оставлять комментарии к данной публикации.